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Abstract	
	
Synthetic	Aperture	Radar	(SAR)	is	a	class	of	multipurpose	sensors,	which	can	
operate	in	all‐weather	and	day‐night	time.	In	Chiba	University,	We	have	a	plan	a	
verification	experiment	for	Circularly	Polarized	SAR	(CP‐SAR)	using	Unmanned	Aerial	
Vehicle	(UAV).	Since	CP	wave	is	not	affected	by	an	ionosphere,	it’s	expected	to	allow	for	
more	precise	observation.	Raw	image	data	received	by	CP‐SAR	needs	to	be	applied	
image	processing,	but	it	will	not	be	processed	on	the	ground.	Considering	the	
communication	time,	only	the	image	processed	on	UAV	is	sent.	
Our	previous	image	processing	system	needs	high	power	consumption	and	takes	
up	space	because	it	uses	Vertex‐6	FPGA	Board	ML605,	Spartan‐6	FPGA	Board	SP605	and	
one	PC	which	has	Intel	Atom	processor	and	a	Solid	State	Drive	(SSD).	In	this	system, 
Range	Doppler	Algorithm	(RDA)	which	is	major	image	processing	algorithm	for	SAR	is	
executed	in	ML605	and	the	others	is	used	to	save	the	image	to	SSD.	Our	proposed	
system	only	uses	Kintex‐7	FPGA	Board	KC‐705	with	XM104	Connectivity	Card.	XM104	
makes	it	possible	for	KC‐705	to	use	SATA;	it	can	connect	SSD	without	a	PC.	It’s	expected	
to	reduce	power	consumption,	space,	time	of	development	and	modification.		
Our	CP‐SAR	image	processing	system	is	required	semi‐real‐time	observation.	
KC705	has	high	performance	than	ML605	so	we	expect	it	to	satisfy	this	requirement	and	
to	reduce	image	processing	time.	The	proposed	system	is	applicable	to	SAR	image	
processing	system	on	an	UAV	making	semi‐real‐time	observation.	
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1. Introduction	
To	observe	global	environment,	remote	sensing	technology	is	necessary.	In	
particular,	Synthetic	Aperture	Radar	(SAR)	which	allows	high‐resolution	observation	in	
all‐weather	and	day‐night	time	is	used	in	variety	of	fields	[1].	Raw	image	data	received	
by	SAR	needs	to	be	applied	image	processing.	In	order	to	apply	image	processing,	DSP	
had	been	often	used.	But	recently,	Field	Programmable	Gate	Arrays	(FPGA)	has	been	
used	as	its	performance	improved	[2]‐[4].		
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We	are	developing	a	Circularly	Polarized	(CP)‐SAR	system	on	small	satellite.	
Since	circularly	polarized	wave	is	not	affected	by	earth’s	ionosphere,	CP‐SAR	is	expected	
to	allow	for	more	precise	observation.	
Now,	we	have	a	plan	a	verification	experiment	for	CP‐SAR	using	Unmanned	
Aerial	Vehicle	(UAV)	[5].	To	do	image	processing,	our	system	apply	Range	Doppler	
Algorithm	(RDA)	to	raw	image	data.	In	generally,	taking	into	time	of	communication	
with	the	ground,	image	processing	is	executed	on	platform	(plane	and	satellite).	In	this	
verification	experiment,	CP‐SAR	and	image	processing	is	executed	on	UAV	with	FPGA.	
After	UAV	landed	on	the	ground,	we	analyze	the	data.	To	achieve	semi‐real‐time	
observation,	our	system	is	needed	to	make	one	image	in	60	second.		
The	rest	of	the	paper	is	organized	as	follow.	Section	2	introduces	the	
preliminaries	of	SAR	and	FPGA.	Section	3	shows	our	current	system.	Section	4	presents	
the	proposed	system.	Section	5	evaluates	and	section	6	draws	the	conclusion.	
	
2. Preliminaries	
2.1. FPGA	
FPGA	is	well	known	devices	concerning	reconfigurable	hardware.	FPGAs	consist	
of	an	array	of	programmable	logic	blocks	surrounded	by	a	programmable	routing	fabric	
that	allows	blocks	to	be	programmably	interconnected.	In	high	performance	system,	it	
has	advantages	in	terms	of	cost	and	power	consumption	[6]	[7].	In	order	to	reduce	the	
development	period,	various	IP	core	has	been	provided	by	each	vender.	In	this	paper,	
we	use	IP	Core	Generator	provided	by	Xilinx.	The	FPGA	configuration	is	generally	
specified	using	a	hardware	description	language.	The	features	of	flexibility,	it	is	often	
used	for	control	of	the	equipment	with	special	purpose	and	aerospace	equipment.	
	
2.2. SAR	
SAR,	sends	itself	a	microwave	and	measures	the	scattered	waves,	is	active	image	
radar	enabling	high	azimuthal	resolution	in	the	resulting	image	despite	a	physically	
small	antenna.	The	larger	the	antenna,	the	resolution	of	the	image	is	higher,	but	there	is	
a	limit	of	increase	the	size	of	the	antenna	on	satellite	and	plane.	To	achieve	a	large	
antenna	virtually,	small	antenna	observes	many	times	in	moving	as	shown	in	fig.1.	A	
radar	on	satellite	and	plane	is	called	platform.	Fig.2	is	the	instrument	arrangement	and	
the	name	of	the	radar.Using	a	microwave	characterized	in	that	passing	through	the	
clouds,	it	can	observe	earth	in	all‐weather	and	day‐night	time.	Thus,	it	has	been	applied	
to	an	earthquake	prediction	by	the	monitoring	of	small	crustal	movement,	an	
observation	in	a	disaster	and	a	geological	survey.	
	
	
Figure	1.	Synthetic	Aperture	Radar.									Figure	2.	.	The	instrument	arrangement	and	the	name	of	the	radar	
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SAR	needs	to	send	the	data	to	the	ground.	But	the	raw	data	received	by	SAR	is	too	large	
to	communicate	with	the	ground.	It	sends	only	the	image	processed	on	platform	since	it	
takes	a	long	time	and	power.	
SAR	generally	uses	linearly	polarized	wave.	Linearly	polarized	wave	is	received	
twice	the	Faraday	effect	at	the	time	of	transmission	and	reception	as	it	passes	through	
the	ionosphere.	However,	circularly	polarized	is	able	to	ignore	the	effect	by	having	a	
uniform	amplitude	in	all	directions.	Therefore	CP‐SAR	is	expected	to	be	observed	in	the	
better	than	the	SAR	using	linearly	polarized	wave	[8].	
	
2.3. Range	Doppler	Algorithm	
Raw	image	data	received	by	SAR	needs	to	apply	image	processing	in	order	to	
correct	the	gap	which	occurred	due	to	the	movement	during	observation.	RDA	is	the	
commonly	used	algorithm	for	processing	continuously	collected	SAR	data	into	an	image.	
The	main	steps	of	RDA	used	in	our	system	are	shown	in	fig.3.	In	collecting	the	SAR	data,	
a	long‐duration	linear	FM	pulse	is	transmitted.	This	allows	the	pulse	energy	to	be	
transmitted	with	a	lower	peak	power.	The	linear	FM	pulse	has	the	property	that,	when	
filtered	with	a	matched	filter,	the	result	is	a	narrow	pulse	in	which	all	the	pulse	energy	
has	been	collected	to	the	peak	value.	This	matched	filtering	of	the	received	echo	is	called	
range	compression.	Azimuth	compression	is	a	matched	filtering	of	the	azimuth	signal,	
performed	efficiently	using	Fast	Fourier	Transform's	[1].Our	system	only	make	a	Single	
Look	Complex	(SLC)	image	by	using	RDA.	
	
	
Figure	3.	Chart	of	Range	Doppler	Algorithm.	
	
3. Current	System	
Our	system	consists	of	2	parts;	signal	processing	of	CP‐SAR	part	and	image	
processing	part,	as	shown	in	fig.4.	At	first,	signal	processing	part	gets	raw	data	by	using	
CP‐SAR	and	sends	data	including	information	of	SAR	to	image	processing	part.	After	
applying	RDA	at	image	processing	part,	the	image	data	is	saved	in	SSD.	
Our	image	processing	part	in	fig.5	has	one	PC	which	has	Intel	Atom	processor	
and	a	Solid	State	Drive	(SSD)	and	two	FPGA	Boards,	Vertex‐6	FPGA	Board	ML605	for	the	
target	device	xc6vlx240t‐1ffg1156	is	used	and	Spartan‐6	FPGA	Board	SP605.	In	ML605,	
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it	receives	raw	data	gained	by	signal	processing	part	through	Ethernet	and	apply	RDA	to	
make	a	SLC	image.	SP605	which	connected	to	ML605	by	FMC	cable	sends	the	image	to	
PC	to	save.	PCIe	is	used	between	SP605	and	PC.	These	FPGAs	is	implemented	in	Verilog	
Hardware	Descriptive	Language	(VHDL).	Since	our	systems	has	one	PC	and	two	FPGA	
Board,	it	needs	large	power	consumption,	space	and	time.	
																	Figure	4.	Current	System.																																																											Figure	5.	Image	Processing	Part.	
	
4. Proposed	System	
Our	proposed	system	has	only	one	FPGA	Board	Kintex‐7	
	KC705	for	the	target	xc7k325t‐2ffg900c	is	used	with	XM104	Connectivity	Card.	
Since	current	system	has	low	resources,	it	has	to	need	PC	for	control	and	divide	system	
into	2	unit;	image	processing	unit,	data	saving	unit.	When	it	saves	the	image	to	SSD,	
SP605	had	to	use	the	PC	because	SP605	does	not	have	SATA	port.	However,	XM104	
which	has	SATA	port	does	not	need	PC	and	SP605.		
																																							Figure	6.	Proposed	System.																																Figure	7.	Image	Processing	Part	in	Proposed	System.	
	
5. Evaluation	
Our	System	is	needed	semi‐time‐observation,	low	space	and	low	power	
consumption	in	order	to	observe	on	small	satellite.	Table	I	shows	specification	ML605	
and	KC	705[9]	[10].	KC705	has	35%	more	logic	cells	than	ML605.	Current	systems	used	
98%	resources	of	ML605	only	image	processing.	KC705	is	expected	to	send	or	receive	
image	data,	to	execute	image	processing,	to	save	the	image	to	SSD	on	only	one	board.	
Equipment	on	UAV	has	to	be	a	space‐saving,	power‐saving,	lightweight.	Fig.8,	9	and	table	
2	show	comparisons	of	current	system	and	proposed	system.	Proposed	system	can	
reduce	3.5kg than	current	system.		
	
	
	
	
Table	1.	Specification	ML605	and	KC705	
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Table	2.	Weight	and	power	of	each	system.	
		
	
				Figure	8.	Overview	of	Current	System.																																								Figure	9.	Overview	of	Proposed	System.	
	
6. Conclusion	
Comparisons	of	current	system	used	ML605	and	proposed	system	used	KC705	is	
presented.	SAR	is	an	important	technology	in	the	field	of	global	environment	
observation.	Raw	data	received	by	SAR	need	to	be	executed	image	processing.	Devices	
on	UAV	must	be	small	since	resources	(space,	power)	are	limited.	KC705	which	has	
more	resources	than	ML605	is	expected	to	reduce	power	consumption,	space,	time	of	
development	and	modification.	The	proposed	system	is	applicable	to	SAR	image	
processing	system	on	an	UAV	making	semi‐real‐time	observation.	
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